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Available online 18 July 2017Condition monitoring using temperature sensitive electrical parameters (TSEPs) is widely recognized as an
enabler for health management of power modules. The on-state resistance/forward voltage of MOSFETs, IGBTs
and diodes has already been identiﬁed as TSEPs by several researchers. However, for SiC MOSFETs, the temper-
ature sensitivity of on-state voltage/resistance varies depending on the device and is generally not as high as
in silicon devices. Recently the turn-on current switching rate has been identiﬁed as a TSEP in SiC MOSFETs,
but its temperature sensitivity was shown to be signiﬁcantly affected by the gate resistance. Hence, an important
consideration regarding the use of TSEPs for health monitoring is how the gate driver can be used for improving
the temperature sensitivity of determined electrical parameters and implementing more effective condition
monitoring strategies. This paper characterizes the impact of the gate driver voltage on the temperature sensitiv-
ity of the on-state resistance and current switching rate of SiC power MOSFETs. It is shown that the temperature
sensitivity of the switching rate in SiCMOSFETs increases if the devices are driven at lower gate voltages. It is also
shown, that depending on the SiC MOSFET technology, reducing the gate drive voltage can increase the temper-
ature sensitivity of the on-state resistance. Hence, using an intelligent gate driver with the capability of custom-
izing occasional switching pulses for junction temperature sensing using TSEPs, it would be possible to
implement condition monitoring more effectively for SiC power devices.
© 2017 Elsevier Ltd. All rights reserved.Keywords:
SiC MOSFET
Junction temperature
Health monitoring1. Introduction
The degradation of solder joints and wirebonds in traditional pack-
aging systems usually results in an increase in the thermal resistance
and hence, a higher junction temperature [1]. The use of temperature
sensitive electrical parameters (TSEPs) for identifying the junction tem-
perature of power semiconductors is one of the main techniques used
for the implementation of condition monitoring strategies [2], which
can be used for assessing ageing damage, improving the lifetime of the
module and deﬁning operational constraints. The use of TSEPs for con-
dition monitoring has made the electrothermal characterization of
power devices and modules essential for effective implementation.
Silicon carbide power devices have demonstrated a superior energy
conversion efﬁciency due to the lower switching losses and on-state
voltages. The wide bandgap of SiC (~3.3 eV) although beneﬁcial for
high temperature applications, nevertheless, makes condition monitor-
ing using TSEPs more challenging since the electrical parameters are
less temperature sensitive.rtiz Gonzalez).The turn-on current switching rate dIDS/dt has previously been
shown to increase with temperature and has thus been identiﬁed as a
potential TSEP [3]. Due to the impact of parasitic inductance under
high dI/dt conditions, the temperature sensitivity was shown to im-
prove when the SiC MOSFET was driven at slower switching speeds.
However, since the advantages of SiC are best exploited when driven
at high switching speeds, the ability to sense the junction temperature
using the switching rate, without increasing the switching losses is a
critical challenge. Advanced intelligent gate drivers [4] would be a fun-
damental tool for implementing these techniques, where an advanced
gate driver capable of momentarily implementing customized
switching pulses as part of a condition monitoring strategy, would be
a signiﬁcant advantage. In this sense, a diagnostic pulse can be designed
to maximize the temperature sensitivity of the current switching rate
and/or on-state resistance of the device during the parameter evalua-
tion and perform multiple measurements to minimize ambient noise.
This paper evaluates how the gate driver voltage (VGG) of SiC
MOSFETs can be used to maximize the temperature sensitivity of the
on-state resistance RDS-ON and the switching rate of the drain current
dIDS/dt formore effective junction temperature sensing. The information
generated here can be used for the development of condition monitor-
ing strategies in SiC devices/modules in the future.
Fig. 2.MeasuredRDS-ON of a 1200V/24A SiCMOSFET as a function ofVGS for 22 °C and125 °C.
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state resistance
2.1. MOSFET on-state resistance analysis
The on-state resistance of aMOSFET device (RDS-ON) is the resistance
between the drain and the source of a MOSFET during conduction. This
resistance is comprised mainly by 3 different components given by
Eq. (1), as the current path within the MOSFET is formed by different
layers [5].
RDS−ON  RCH þ RJFET þ RDRIFT ð1Þ
RCH is the channel resistance which is inversely proportional to the
carrier density within the channel as well as carrier mobility. Since the
carrier density in the channel has a positive temperature coefﬁcient
due to the reduction of the threshold voltage with temperature and
the effective mobility has a negative temperature coefﬁcient, the tem-
perature dependency of the channel resistance depends on the gate-
source voltage VGS. When VGS is close to the threshold voltage (VTH),
then RCH has a negative temperature coefﬁcient, however, as VGS in-
creases and the channel becomes fully formed with carriers, the nega-
tive temperature coefﬁcient of the effective mobility dominates hence,
the temperature coefﬁcient of RCH becomes positive. The other two
main resistive components, namely the JFET region resistance RJFET
(which is minimized for trench MOSFETs) and the drift region resis-
tance RDRIFT, have positive temperature coefﬁcients. The gate voltage
VGS applied to turn-on the device affects the value of the resistance.
This is a well-known fact and is one of the reasonswhy SiCMOSFETs re-
quire a high gate voltage in order to properly invert the channel and ob-
tain a low on-state resistance compared with silicon MOSFETs [6,7], as
well as avoiding a negative temperature coefﬁcient, which can cause
thermal runaway in case of paralleled devices.
In addition to the intrinsic device resistance modelled by Eq. (1),
there are parasitic resistances which add to the total resistance of the
packaged MOSFET chip. These include the wirebond resistances, metal-
lization, solder, mounting substrate, etc., which will add to the total re-
sistive path within the packaging, as shown in Fig. 1. It is important to
mention that a recent packaging trend consists in the addition of a kel-
vin connection so as to minimize the impact of the stray inductances on
the switching performances. The use of this additional terminal for eval-
uating bond-wire degradation and chip degradation has been demon-
strated in [8] by characterizing the on-state voltage.
2.2. SiC MOSFET on-state resistance characterization
Fig. 2 shows the measured on-state resistance for a 1200 V/24 A SiC
MOSFET with datasheet CMF10120D from Cree/Wolfspeed, at different
VGS voltages, ranging from 10.5 V to 20 V and temperatures of 22 °C and
125 °C.Fig. 1. Impact of stray resistances on the measured on-state resistance of a packaged
MOSFET and kelvin connection.The on-state resistance was measured at low currents by injecting a
sensing current of 50mAandmeasuring the on-state voltagewith a dig-
ital multimeter Hameg HMC8012 while applying different gate volt-
ages. The measurements were made using a basic test setup and the
measured values agree with datasheets and literature. In Fig. 2, it can
be seen that the temperature coefﬁcient of RDS-ON is negative at low
VGS and becomes positive as VGS increases. This characteristic is peculiar
to high voltage SiC MOSFETs because the channel resistance is a consid-
erable fraction of the total resistance unlike silicon MOSFETs where the
total resistance is dominated by the voltage blocking drift region. This is
because the resistance of the drift region in SiC is smaller since signiﬁ-
cantly thinner layers are required for blocking high voltages as a result
of the higher critical electric ﬁeld in SiC. The on-state resistance of a
1200 V/20 A Si MOSFET from IXYS, with datasheet number
IXFX20N120P as a function of the gate voltage is shown in Fig. 3, for
temperatures of 22 °C and 125 °C. It can be clearly observed how, for
the voltage range selected, there is no impact of the gate voltage on
the on-state resistance. However, the temperature sensitivity is consid-
erably higher with+6.4mΩ/°C. In the case of the SiCMOSFET, the tem-
perature sensitivities for a gate voltage of 20 V and 10.5 V are
+0.4 mΩ/°C and−2.6 mΩ/°C respectively.
Recently, after the emergence of SiC Trench MOSFET devices, it
seems to be the technology adopted by different manufacturers. Trench
MOSFETs have a lower input capacitance and a lower on-state resis-
tance for the same device area comparedwith a planarMOSFET. This re-
duction of the on-state resistance appears as a result of the reduced
channel resistance together with the elimination of the JFET region of
the MOSFET [5,9], as can be seen from Eq. (1).
The on-state resistance of a 650 V/39 A trench SiC MOSFET from
Rohm, with datasheet reference SCT3060AL is shown in Fig. 4, where
the on-state resistance as a function of temperature has been character-
ized for gate voltages of 20 V and 10.5 V. The temperature sensitivities
are +0.14 mΩ/°C and−1.0 mΩ/°C respectively.Fig. 3.Measured RDS-ON of a 1200 V/20 A SiMOSFET as a function of VGS for 22 °C and 125 °C.
Fig. 4.Measured RDS-ON of a 650 V/39 A SiC Trench MOSFET as a function of temperature,
for different VGS voltages.
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An important remark about the on-state resistance is that it is de-
ﬁned by the thickness of the different layers of theMOSFET (voltage rat-
ing) and the chip area (current rating). The effectiveness of this
particular TSEP should be studied for each MOSFET, especially given
the different generations available on the market [7]. This also includes
the study of the variability of the on-state resistance for devices of the
same technology but different process batches. However, calibration
and normalization techniques can help with this issue.
In the case of power modules with multiple chips in parallel, the
negative temperature coefﬁcient of the on-state resistance when the
devices are driven at low VGS values can lead to thermal runaway. The
higher temperature sensitivity of the on-state resistance at low VGS volt-
ages could be exploited using an intelligent gate driver capable of apply-
ing customized occasional switching pulses for junction temperature
estimation. The on-state voltage could be characterized at low VGS for
a determined sensing cycle, resulting in a higher on-state voltage there-
by making the characterization/measurement easier. Once the sensing
cycle is complete, the output voltage of the gate driver can then be ad-
justed to the normal VGS value, hence limiting the risk of thermal run-
way in case of parallel chips. In addition to the increased temperature
sensitivity, the on-state resistance contribution of the MOSFET chip
would be higher, comparedwith the parasitic resistances of the packag-
ing. Again, this aids junction temperature sensing.
Methods already used for condition monitoring [8] would beneﬁt
from the magniﬁcation of the monitored parameter since increasing
the nominal on-state resistance will increase the on-state voltage mea-
sured. In [10], a gate driverwhich canmodify the output voltage and the
output resistance was presented for achieving active thermal control,
and in [11] the gate resistance wasmodiﬁed for identifying the junction
temperature using the turn-off delay time as TSEP for SiC MOSFETs,
thereby suggesting that the technology for implementing these tech-
niques is already available.
Another TSEP with its temperature sensitivity affected by both the
gate resistance and gate driver voltage VGG is the current switching
rate. This TSEP will beneﬁt for the aforementioned intelligent gate
drivers and measurement techniques, hence the next section evaluates
the impact of the gate driver on the temperature sensitivity of the cur-
rent switching rate3. Impact of the gate driver voltage on the temperature sensitivity of
the switching rate
3.1. SiC MOSFET switching rate analysis
Previous research [3] shows that the switching rate of the drain cur-
rent during turn-on (dIDS/dt) could be an effective TSEP for SiCMOSFETsand that its temperature sensitivity is improvedwhen themagnitude of
the switching rate is reduced.
The temperature sensitivity of the turn-on transient is determined
by the negative temperature coefﬁcient of the threshold voltage (VTH).
For both Si and SiCMOSFETs, the impact of the negative temperature co-
efﬁcient of the threshold voltage is manifested in the forward time shift
of the current transient deﬁned by Eq. (2). The value tTH deﬁnes the
point in time when the gate voltage VGS reaches the threshold voltage.
RG is the total gate resistance, CISS the input capacitance and VGG the out-
put voltage of the gate driver, including the internal drop in the gate
driver IC.
tTH ¼ RGCISS ln VGGVGG−VTH
 
ð2Þ
Switching thedevices at lower switching rates (with higher RG)min-
imizes the hindering effect of the parasitic inductances on the tempera-
ture sensitivity of the turn-on transient, as was explained in [3].
Neglecting parasitic inductance, the switching rate of the drain current
of a MOSFET in saturation is given by Eq. (3), and its temperature de-
pendency modelled by Eq. (4).
dIDS
dt
¼ β VGS tð Þ−VTHð ÞdVGSdt ð3Þ
where β ¼ WμCOXL
d2IDS
dt  dT ¼
dVGS
dt
dβ
dT
VGS tð Þ−VTHð Þ−β dVTHdT
 
ð4Þ
Eq. (4) can be rewritten as Eq. (6), using the expression of the
transconductance of a MOSFET in saturation given by Eq. (5).
gmS ¼ β VGS tð Þ−VTHð Þ ð5Þ
d2IDS
dt  dT ¼
dVGS
dt
dgmS
dT
ð6Þ
where
dgmS
dT
¼ dβ
dT
VGS tð Þ−VTHð Þ−β dVTHdT ð7Þ
From Eqs. (3) and (5), it can be seen that the technology dependent
parameters that determine the switching rate and transconductance are
the threshold voltage and the gain factor (β) which depends on die size
and carrier mobility. β reduces with temperature because the effective
mobility reduces with temperature. The temperature coefﬁcient of β
and the threshold voltage oppose each other and the Zero-
Temperature-Coefﬁcient (ZTC) point is where the effects are counter-
balanced and the transconductance is temperature invariant. In the
case of Si MOSFETs, the negative temperature coefﬁcient (TC) of the
VTH is dominated by the reduced β at higher temperatures, hence, the
transconductance has an overall negative TC. The result of this is that
the switching rate in Si MOSFETs either has a negative TC or is temper-
ature invariant. However, in the case of the SiC MOSFET, the saturation
transconductance has a positive TC because the negative TC of VTH dom-
inates the negative TC of β [3]. Hence, SiC MOSFETs have the unique
property of switching-on faster at higher temperatures.
3.2. SiC MOSFET switching rate characterization
The turn-on transient was studied using a double pulse test setup.
The DC link voltage VDC used was 600 V, an inductor L of 2 mH and
the freewheeling diode was a 1200 V/16A SiC Schottky diode with
datasheet reference C4D10120A from Cree/Wolfspeed. Using small DC
heaters attached to the devices, the operating temperature of the device
Fig. 6. IDS during turn-on of a 1200 V/42 A SiC MOSFET at different temperatures. VGG =
13.5 V and RGEXT = 47Ω.
Fig. 7. dIDS/dt during turn-on of a 1200V/42 A SiCMOSFET as a function of temperature for
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allowing sufﬁcient time to reach a steady state, it can be assumed that
the junction temperature is equal to the case temperature.
The current turn-on transientsweremeasured using a current probe
Tektronix TCP312 and a Tektronix probe ampliﬁer model TCPA300. The
current rating of the probe is 30 A DC, with a rise time of 3.5 ns and a
bandwidth of 100 MHz. The waverforms were captured using a Lecroy
Wavesurfer 104MXs-B (bandwidth of 1 GHz and a rise time of 300 ps).
In [3] it was shown that the temperature sensitivity is higher for
higher rated current devices, with higher input capacitances. Hence a
1200 V/42A SiCMOSFET fromCree/Wolfspeedwith datasheet reference
CMF20120D has been selected for the evaluating the impact of the gate
driver output voltage (VGG) on the temperature sensitivity of the
switching rate.
The turn-on transient of the drain current at different temperatures
for VGG =20 V and an external gate resistance RGEXT=47Ω is shown in
Fig. 5. 20 V is the maximum gate voltage recommended for minimal
conduction losses. The duration of the pulse which determines the
load current is 50 μs, hence the self-heating impact can be considered
negligible.
In Fig. 5 the aforementioned increase of the switching rate and shift
in time of the turn-on transient with temperature are clearly identiﬁed.
A higher temperature sensitivity during the initial stages of the turn-on
transient,when the value ofVGS is low, is also observed. Investigations of
the impact of the gate driver voltage on the temperature sensitivity of
dIDS/dt have been performed by varying the gate driver VGG voltages
from 10.5 V to 20 V and the gate resistances from 47 Ω to 220 Ω. The
gate resistances used are 47 to 220 Ω since the reduced switching
rates minimize the impact of the stray inductances on the temperature
sensitivity of the switching rate, as was evaluated in [3]. The turn-on
transients for a gate resistance of 47 Ω and a gate driver voltage
VGG = 13.5 V at different temperatures are presented in Fig. 6.
Analyzing Eq. (7), the temperature dependency of the
transconductance is determined by the temperature dependency of
the threshold voltage and the gain factor. For low gate driver voltages,
close to the threshold, the contribution of the gain factor (negative) is
smaller and the impact of the temperature coefﬁcient of the threshold
voltage is more dominant.
Using themeasured transients, the switching rate has been calculat-
ed as the average slope for the set of measurements performed. Fig. 7
presents the switching rate as a function of the temperature for different
gate resistances while and Fig. 8 presents the switching rate as a func-
tion of the temperature for different gate driver voltages.
From Fig. 7, it is clearly observed that for a ﬁxed gate driver voltage
VGG, when theMOSFET is slowed down by means of increasing the gate
resistance, the rate of change of dIDS/dt with temperature decreases.
Considering a temperature range from 50 °C to 150 °C with a gate volt-
age of 20 V and RGEXT = 47 Ω, the temperature coefﬁcient of dIDS/dt isFig. 5. IDS during turn-on of a 1200 V/42 A SiC MOSFET at different temperatures. VGG =
20 V and RG = 47 Ω.0.24 A/μs °C whereas for RGEXT = 100 Ω and 220Ω, the temperature co-
efﬁcient of dIDS/dt reduces to 0.17 and 0.10 A/μs °C respectively.
However, evaluating Fig. 8, if the switching rate is reduced bymeans
of reducing the gate driver voltage the temperature coefﬁcient of dIDS/dt
is approximately constant. For an RGEXT = 47Ω, the measured tempera-
ture coefﬁcients of dIDS/dt are 0.24, 0.22, 0.22 and 0.20 A/μs °C for gate
voltages values of 20, 17, 13.5 and 10.5 V respectively.
An important distinction must be made between the temperature
coefﬁcient of the absolute switching rate and that of the relative
switching rate, normalized to a reference value. Table 1 shows themea-
sured temperature coefﬁcient of dIDS/dt at VGG=20V, 13.5 V and 10.5 V
with RGEXT=220Ω and 47Ω. It can be seen from Table 1 that increasing
RG
EXT from 47Ω to 220Ω reduces the temperature coefﬁcient of the ab-
solute switching rate (in A/μs °C). However, in terms of the percentagedifferent gate resistances and VGG = 20.
Fig. 8. dIDS/dt during turn-on of a 1200V/42 A SiCMOSFET as a function of temperature for
different gate driver voltages and RGEXT = 47 Ω.
Table 1
Impact of gate driver on the temperature coefﬁcient of the switching rate dIDS/dt and the
normalized increase.
Temperature coefﬁcient
(A/μs °C)
Normalized increase (%)
VGG = 10.5 V/RGEXT = 47 Ω 0.20 25.8
VGG = 10.5 V/RGEXT = 220 Ω 0.07 32.3
VGG = 13.5 V/RGEXT = 47 Ω 0.22 17.1
VGG = 13.5 V/RGEXT = 220 Ω 0.08 22.0
VGG = 20 V/RGEXT = 47 Ω 0.24 10.9
VGG = 20 V/RGEXT = 220 Ω 0.10 13.9
Fig. 9.Normalized dIDS/dt as a function of temperature, for gate driver voltages of 10.5 and
20 V. RGEXT = 47Ω and 220 Ω.
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er RGEXTmakes the impact of temperature on the switching ratemore ap-
parent. For example using a gate resistance RGEXT of 220Ω, at VGG=20 V
the switching rate increases by 13.9% over the temperature range of 50
°C to 150 °C, however at VGG = 10.5 V, the percentage increase of the
switching rate rises to 32.3%. Although the percentage increase of the
switching rate with temperature is higher for low VGG-High RGEXT combi-
nation, the lower temperature sensitivity of the switching rate will
make the measurement more difﬁcult (from the instrumentation
perspective).
The normalized values of dIDS/dt for gate driver voltages of 10.5 V
and 20 V are presented in Fig. 9, for external gate resistances of 47 Ω
and 220 Ω. It is clearly observed how reducing the gate driver voltage
has a higher impact on the normalized (relative) switching rate increase
with temperature than increasing the gate resistance.
3.3. Impact on condition monitoring and additional considerations
As was already mentioned in Section 2.3, there are already intelli-
gent gate drivers with the ability to change the output resistance and/
or the gate driver output voltage [10,11]. Together with gate drivers
with di/dt control proposed for IGBTs [12], this suggests that it is possi-
ble to alter the gate drive resistance for occasional diagnostic pulses
needed for on-line condition monitoring. Hence, the switching perfor-
mance of the device is not sacriﬁced since the device is only slowed
down during occasional diagnostic pulses. The TSEP could be character-
ized at low VGS for a determined sensing cycle, resulting in a magniﬁed
temperature sensitivity of themonitored parameter for its characteriza-
tion/measurement. The output of the gate driver will be adjusted to
a low RGEXT and high VGG during normal operation, minimizing the
switching and conduction losses, when the sensing procedure ﬁnishes.
The switching rate is determined by the transconductance of the
MOSFET and the threshold voltage. These two parameters are deter-
mined by the gate oxide,which has been a source of reliability problems
for SiC MOSFETs. Hence, additional investigations are required into the
impact of decreased oxide integrity on the accuracy of the TSEPs. Also,
the impact of having multiple chips in parallel (for increasing the
current capability) on the accuracy of the TSEP under non-uniform
degradation conditions requires further studies.
4. Conclusion
The temperature sensitivity of the on-state resistance and switching
rate of SiCMOSFETs can be improved bymeans ofmanipulating the gatedriver voltage and output resistance as the results presented in this
paper show.
The higher temperature sensitivity of the on-state resistance and the
current switching rate at low VGS voltages could be exploited using an
intelligent gate driver [4,10] capable of applying customized occasional
switching pulses for junction temperature estimation, as it has been al-
ready proposed [11]. The temperature sensitivity formultiple chipmod-
ules together with the stability of the proposed TSEPs during the ageing
of the power module should be the next research steps.Acknowledgements
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